AES hardware architectures and non-standard Rijndael extensions up to 1024-bit keys: An open-source FPGA and 45-nm ASIC evaluation